

Sample &

Buv





SCPS198A - SEPTEMBER 2014 - REVISED SEPTEMBER 2014

Support &

Community

20

# TCA9534A Low Voltage 8-Bit I<sup>2</sup>C and SMBUS Low-Power I/O Expander With Interrupt Output and Configuration Registers

Technical

Documents

## 1 Features

- Low Standby Current Consumption
- I<sup>2</sup>C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- Operating Power-Supply Voltage Range of 1.65 V to 5.5 V
- 5-V Tolerant I/O Ports
- 400-kHz Fast I<sup>2</sup>C Bus
- Three Hardware Address Pins Allow up to Eight Devices on the I<sup>2</sup>C/SMBus
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset
- Power-Up With All Channels Configured as Inputs
- No Glitch on Power Up
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

Tools &

Software

- Servers
- Routers (Telecom Switching Equipment)
- Personal Computers
- Personal Electronics (e.g. Gaming Consoles)
- Industrial Automation
- Products With GPIO-Limited Processors

## 3 Description

The TCA9534A is a 16-pin device that provides 8 bits of general purpose parallel input/output (I/O) expansion for the two-line bidirectional I<sup>2</sup>C bus (or SMBus) protocol. The device can operate with a power supply voltage ranging from 1.65 V to 5.5 V. The device supports both 100-kHz (Standard-mode) and 400-kHz (Fast-mode) clock frequencies. I/O expanders such as the TCA9534A provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, and other similar devices.


The features of the TCA9534A include an interrupt that is generated on the  $\overline{INT}$  pin whenever an input port changes state. The A0, A1, and A2 hardware selectable address pins allow up to eight TCA9534A devices on the same  $I^2C$  bus. The device can also be reset to its default sate by cycling the power supply and causing a power-on reset.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TCA9534A	TSSOP (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## **4** Simplified Schematic



## Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 3
	7.1	Absolute Maximum Ratings 3
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics 4
	7.6	I <sup>2</sup> C Interface Timing Requirements6
	7.7	Switching Characteristics 6
	7.8	Typical Characteristics 7
8	Para	ameter Measurement Information
9	Deta	ailed Description 12
	9.1	Overview 12

## 5 Revision History

Cł	Changes from Original (August 2014) to Revision A Page	
•	Initial release of full version	1

	9.2	Functional Block Diagram 13	\$
	9.3	Feature Description 14	
	9.4	Device Functional Modes 15	<b>;</b>
	9.5	Programming 15	;
	9.6	Register Map 17	
10	Арр	lication and Implementation 21	
	10.1	Application Information 21	
	10.2	Typical Application 21	
11	Pow	ver Supply Recommendations 24	-
	11.1	Power-On Reset Requirements 24	1
12	Layo	out 26	5
	12.1	Layout Guidelines 26	5
	12.2	Layout Example 26	6
13	Devi	ice and Documentation Support 27	,
	13.1	Trademarks 27	, -
	13.2	Electrostatic Discharge Caution 27	· .
	13.3	Glossary 27	,
14	Мес	hanical, Packaging, and Orderable	
	Infor	rmation	

www.ti.com



## 6 Pin Configuration and Functions

		PACK P VIE		
A0 [ A1 [ A2 [ P0 [ P1 [ P2 [ P3 [	1 2 3 4 5 6 7	υ	16 15 14 13 12 11	VCC SDA SCL NT P7 P6 P5
GND	7 8		9	P5 P4

#### **Pin Functions**

PI	N	DESCRIPTION
NAME	NO.	DESCRIPTION
A0	1	Address input. Connect directly to V <sub>CC</sub> or ground.
A1	2	Address input. Connect directly to V <sub>CC</sub> or ground.
A2	3	Address input. Connect directly to V <sub>CC</sub> or ground.
P0	4	P-port input/output. Push-pull design structure. At power on, P0 is configured as an input.
P1	5	P-port input/output. Push-pull design structure. At power on, P1 is configured as an input.
P2	6	P-port input/output. Push-pull design structure. At power on, P2 is configured as an input.
P3	7	P-port input/output. Push-pull design structure. At power on, P3 is configured as an input.
GND	8	Ground
P4	9	P-port input/output. Push-pull design structure. At power on, P4 is configured as an input.
P5	10	P-port input/output. Push-pull design structure. At power on, P5 is configured as an input.
P6	11	P-port input/output. Push-pull design structure. At power on, P6 is configured as an input.
P7	12	P-port input/output. Push-pull design structure. At power on, P7 is configured as an input.
INT	13	Interrupt output. Connect to V <sub>CC</sub> through a pull-up resistor.
SCL	14	Serial clock bus. Connect to $V_{CC}$ through a pull-up resistor.
SDA	15	Serial data bus. Connect to $V_{CC}$ through a pull-up resistor.
VCC	16	Supply voltage

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input/output clamp current	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current through a single P-port	$V_{O} = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current through a single P- port	$V_{O} = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND by all P-ports, INT, a	nd SDA		250	0
ICC	Continuous current through V <sub>CC</sub> by all P-ports			-160	mA

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V <sub>(ESD)</sub> Electrostatic dischar	p	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0 200		
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage			1.65	5.5	V
		SCL, SDA	$V_{CC}$ = 1.65 V to 5.5 V	0.7 × V <sub>CC</sub>	$V_{CC}^{(1)}$	
V <sub>IH</sub>	High-level input voltage		$V_{CC}$ = 1.65 V to 2.7 V	0.7 × V <sub>CC</sub>	5.5	V
		A2–A0, P7–P0	$V_{CC}$ = 3.0 V to 5.5 V	0.8 × V <sub>CC</sub>	5.5	
	/ <sub>IL</sub> Low-level input voltage	SCL, SDA	$V_{CC}$ = 1.65 V to 5.5 V	-0.5	0.3 × V <sub>CC</sub>	
V <sub>IL</sub>		A2-A0, P7-P0	$V_{CC}$ = 1.65 V to 2.7 V	-0.5	0.3 × V <sub>CC</sub>	V
		AZ-AU, F7-FU	$V_{CC}$ = 3.0 V to 5.5 V	-0.5	$_{\rm V_{CC}}^{0.2  \star}$	
I <sub>OH</sub>	High-level output current	Any P-port, P7–P0			-10	mA
I <sub>OL</sub>	Low-level output current	Any P-port, P7–P0			25	mA
	Continuous current through GND	All P-ports P7-P0, INT, and SDA			200	~
I <sub>CC</sub>	Continuous current through $V_{CC}$	All P-ports P7-P0			-80	mA
T <sub>A</sub>	Operating free-air temperature			-40	85	°C

(1) The SCL and SDA pins shall not be at a higher potential than the supply voltage V<sub>CC</sub> in the application, or an increase in leakage current, I<sub>I</sub>, will result.

## 7.4 Thermal Information

		TCA9534A	
	THERMAL METRIC <sup>(1)</sup>	PW	UNIT
		16 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	122.0	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	67.1	°C/W
ΨJT	Junction-to-top characterization parameter	10.8	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	66.5	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
VIK	Input diode clamp voltage	I <sub>I</sub> = -18 mA	1.65 V to 5.5 V	-1.2			V
V <sub>PORR</sub>	Power-on reset voltage, $V_{CC}$ rising	$V_I = V_{CC}$ or GND, $I_O = 0$			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset voltage, V <sub>CC</sub> falling	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$		0.75	1.0		V

(1) All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A = 25^{\circ}C$ .



#### **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
			1.65 V	1.2			
		I <sub>OH</sub> = -8 mA	2.3 V	1.8			
		$I_{OH} = -0 IIIA$	3 V	2.6			
	P-port high-level output voltage <sup>(2)</sup>		4.5 V	4.1			V
V <sub>ОН</sub>	P-port high-level output voltage		1.65 V	1.1			V
		10 10 10	2.3 V	1.7			
		$I_{OH} = -10 \text{ mA}$	3 V	2.5			
			4.5 V	4.0			
	SDA <sup>(3)</sup>	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3	11		
			1.65 V	8	10		
		N 05.V	2.3 V	8	13		
		V <sub>OL</sub> = 0.5 V	3 V	8	15		
	$\mathbf{D} = \mathbf{r} \mathbf{r}^{(4)}$		4.5 V	8	17		^
OL	P port <sup>(4)</sup>	V <sub>OL</sub> = 0.7 V	1.65 V	10	14		mA
			2.3 V	10	17		-
			3 V	10	20		
			4.5 V	10	24		
	INT <sup>(5)</sup>	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3	7		
	SCL, SDA					±1	
l <sub>l</sub>	A2-A0	$V_{I} = V_{CC}$ or GND	1.65 V to 5.5 V			±1	μA
I <sub>IH</sub>	P port	$V_1 = V_{CC}$	1.65 V to 5.5 V			1	μA
IIL	P port	V <sub>1</sub> = GND	1.65 V to 5.5 V			-1	μA
		$V_{I} = V_{CC}$ or GND, $I_{O} = 0$ , $I/O = inputs$ , $f_{scI} = 400$ kHz, No load $t_{r} = 3$ ns	5.5 V		18	30	
		$V_{I} = V_{CC}$ or GND, $I_{O} = 0$ ,	5.5 V		34		
			3.6 V		15		
	Operating mode	$I/O = inputs, f_{scl} = 400 \text{ kHz}, \text{ No load}$ $t_{r,max} = 300 \text{ ns}$	2.7 V		9		
		s,max coo no	1.65		5		
امم			5.5 V		20		
lcc		$V_1 = V_{CC}$ or GND, $I_0 = 0$ ,	3.6 V		8		μA
		I/O = inputs, f <sub>scl</sub> = 100 kHz t <sub>r,max</sub> = 1 μs	2.7 V		5		
		i,iiiax · Po	1.65 V		3		
			5.5 V		1.9	3.5	
		$V_{I} = GND, I_{O} = 0,$	3.6 V		1.1	1.8	
	Standby mode	$I/O = inputs, f_{scl} = 0 \text{ kHz}$	2.7 V		1.0	1.6	
			1.65 V		0.4	1.0	
∆l <sub>CC</sub>	Additional current in standby mode	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	1.65 V to 5.5 V			70	μA
Ci	SCL	$V_{I} = V_{CC}$ or GND	1.65 V to 5.5 V		4	5	pF

(2) Each P-port I/O configured as a high output must be externally limited to a maximum of 10 mA, and the total current sourced by all I/Os (P-ports P7-P0) through V<sub>CC</sub> should be limited to a maximum current of 80 mA.

(3) The SDA pin must be externally limited to a maximum of 12 mA, and the total current sunk by all I/Os (P-ports P7-P0, INT, and SDA) through GND should be limited to a maximum current of 200 mA.

(4) Each P-port I/O configured as a low output must be externally limited to a maximum of 25 mA, and the total current sunk by all I/Os (P-ports P7-P0, INT, and SDA) through GND should be limited to a maximum current of 200 mA.

(5) The INT pin must be externally limited to a maximum of 7 mA, and the total current sunk by all I/Os (P-ports P7-P0, INT, and SDA) through GND should be limited to a maximum current of 200 mA.

Copyright © 2014, Texas Instruments Incorporated

SCPS198A-SEPTEMBER 2014-REVISED SEPTEMBER 2014

www.ti.com

## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
<u> </u>	SDA				5.5	6.5	~ <b>F</b>
Cio	P port	$V_{IO} = V_{CC}$ or GND	1.65 V to 5.5 V		8	9.5	pF

## 7.6 I<sup>2</sup>C Interface Timing Requirements

over operating free-air temperature range (unless otherwise noted) (see Figure 9)

			STANDARD I <sup>2</sup> C BU		FAST MODE I <sup>2</sup> C BUS		UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 × (V <sub>DD</sub> / 5.5 V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	20 × (V <sub>DD</sub> / 5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and	start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45		0.9	ns
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400		400	pF


## 7.7 Switching Characteristics


over operating free-air temperature range (unless otherwise noted) (see Figure 10 and Figure 11)

PARAMETER		PARAMETER FROM (INPUT)		STANDARD MODE I <sup>2</sup> C BUS	FAST MODE I <sup>2</sup> C BUS	UNIT
		(INPOT)	(OUTPUT)	MIN MAX	MIN MAX	
t <sub>iv</sub>	Interrupt valid time	P port	INT		1 4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT		1 4	μs
t <sub>pv</sub>	Output data valid	SCL	P7–P0	35	350	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	100	100	ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1	1	μs



#### 7.8 Typical Characteristics






### TCA9534A

SCPS198A - SEPTEMBER 2014 - REVISED SEPTEMBER 2014

www.ti.com


## **Typical Characteristics (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise noted)






### 8 Parameter Measurement Information



#### SDA LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

#### Figure 9. I<sup>2</sup>C Interface Load Circuit And Voltage Waveforms

**NSTRUMENTS** 

**EXAS** 






- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

### Figure 10. Interrupt Load Circuit And Voltage Waveforms



#### **Parameter Measurement Information (continued)**



#### READ MODE (R/W = 1)

- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 × V<sub>CC</sub> on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 11. P-Port Load Circuit And Voltage Waveforms



## 9 Detailed Description

#### 9.1 Overview

The TCA9534A is an 8-bit I/O expander for the two-line bidirectional bus (I<sup>2</sup>C) is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most micro-controller families via the I<sup>2</sup>C interface (serial clock, SCL, and serial data, SDA, pins).

The TCA9534A open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed. The INT pin can be connected to the interrupt input of a micro-controller. By sending an interrupt signal on this line, the remote I/O can inform the micro-controller if there is incoming data on its ports without having to communicate via the I2C bus. Thus, the TCA9534A can remain a simple slave device. The device outputs (latched) have high-current drive capability for directly driving LEDs.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I<sup>2</sup>C slave address and allow up to eight devices to share the same I<sup>2</sup>C bus or SMBus.


The system master can reset the TCA9534A in the event of a timeout or other improper operation by cycling the power supply and causing a power-on reset (POR). A reset puts the registers in their default state and initializes the  $I^2C$  /SMBus state machine.

The TCA9534A consists of one 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low) registers. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The TCA9534A is identical to the TCA9554 except for the removal of the internal I/O pull-up resistors, which greatly reduces power consumption when the I/Os are held LOW.



## 9.2 Functional Block Diagram




A. Pin numbers shown are for the PW package.

Figure 12. Functional Block Diagram

**NSTRUMENTS** 

**EXAS** 

## **Functional Block Diagram (continued)**



A. At power-on reset, all registers return to default values.

#### Figure 13. Simplified Schematic Of P0 To P7

## 9.3 Feature Description

#### 9.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled depending on the state of the output port register. In this case, there are low impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 9.3.2 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of any P-port I/O configured as an input. After time t<sub>iv</sub>, the signal INT is valid. Resetting the interrupt circuit is achieved when data on the ports is changed back to the original state or when data is read from the Input Port register. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as an interrupt on the INT pin.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

The INT output has an open-drain structure and requires pull-up resistor to V<sub>CC</sub>.



#### 9.4 Device Functional Modes

#### 9.4.1 Power-On Reset

When power (from 0 V) is applied to VCC, an internal power-on reset holds the TCA9534A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At that point, the reset condition is released and the TCA9534A registers and SMBus/l<sup>2</sup>C state machine will initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{PORF}$  and then back up to the operating voltage for a power-on reset cycle.

### 9.5 Programming

#### 9.5.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 14). After the <u>Start</u> condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the Start and the Stop conditions.

On the l<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 15).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 14).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 16). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver will signal an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.





Figure 14. Definition of Start and Stop Conditions



## Programming (continued)



## Figure 16. Acknowledgment on I<sup>2</sup>C Bus


BYTE				В	ΙТ			
DIIC	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	L	Н	Н	Н	A2	A1	A0	R/W
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0



#### 9.6 Register Map

#### 9.6.1 Device Address

Figure 17 shows the address byte of the TCA9534A.






Table 2.	Address	Reference
----------	---------	-----------

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A2	A1	A0	TC BUS SLAVE ADDRESS
L	L	L	56 (decimal), 38 (hexadecimal)
L	L	Н	57 (decimal), 39 (hexadecimal)
L	н	L	58 (decimal), 3A (hexadecimal)
L	н	н	59 (decimal), 3B (hexadecimal)
н	L	L	60 (decimal), 3C (hexadecimal)
н	L	н	61 (decimal), 3D (hexadecimal)
н	н	L	62 (decimal), 3E (hexadecimal)
Н	Н	Н	63 (decimal), 3F (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

#### 9.6.2 Control Register and Command Byte

Following the successful Acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9534A (see Figure 18). Two bits of this command byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 18. Control Register Bits

CONTROL REGISTER BITS		COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP DEFAULT
B1	B0	(HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
0	0	0x00	Input Port	Read byte	XXXX XXXX
0	1	0x01	Output Port	Read/write byte	1111 1111
1	0	0x02	Polarity Inversion	Read/write byte	0000 0000
1	1	0x03	Configuration	Read/write byte	1111 1111

#### Table 3. Command Byte Table



#### 9.6.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register is accessed next.

BIT	17	16	15	14	13	12	l1	10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 5. Register 1	(Output F	Port Register	) Table
---------------------	-----------	---------------	---------

BIT	07	O6	O5	O4	O3	O2	O1	O0
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin original polarity is retained.

#### Table 6. Register 2 (Polarity Inversion Register) Table

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

В	IT	C7	C6	C5	C4	C3	C2	C1	C0
DEF	AULT	1	1	1	1	1	1	1	1



#### 9.6.3.1 Bus Transactions

Data is exchanged between the master and TCA9534A through write and read commands.

#### 9.6.3.1.1 Writes

Data is transmitted to the TCA9534A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 17 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte (see Figure 19 and Figure 20). There is no limitation on the number of data bytes sent in one write transmission.




Figure 19. Write to Output Port Register




Figure 20. Write to Configuration or Polarity Inversion Registers

#### TEXAS INSTRUMENTS

#### TCA9534A

SCPS198A - SEPTEMBER 2014 - REVISED SEPTEMBER 2014

#### 9.6.3.1.2 Reads

The bus master first must send the TCA9534A address with the LSB set to a logic 0 (see Figure 17 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA9534A (see Figure 21 and Figure 22). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 21. Read From Register



- A. This figure assumes the command byte has previously been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port. See Figure 21 for these details.

Figure 22. Read From Input Port Register



## **10** Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

Figure 23 shows an application in which the TCA9534A can be used.

#### **10.2 Typical Application**



- (1) The SCL and SDA pins must be tied directly to VCC because if SCL and SDA are tied to an auxiliary power supply that could be powered on while VCC is powered off, then the supply current, ICC, will increase as a result.
- A. Device address is configured as 0111000 for this example.
- B. P0, P2, and P3 are configured as outputs.
- C. P1, P4, and P5 are configured as inputs.
- D. P6 and P7 are not used and must be configured as outputs.

#### Figure 23. Application Schematic

#### Texas Instruments

www.ti.com

## **Typical Application (continued)**

#### 10.2.1 Design Requirements

#### 10.2.1.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in Figure 23. For a P-port configured as an input,  $I_{CC}$  increases as  $V_I$  becomes lower than  $V_{CC}$ . The LED is a diode, with threshold voltage  $V_T$ , and when a P-port is configured as an input the LED will be off but  $V_I$  is a  $V_T$  drop below  $V_{CC}$ .

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to  $V_{CC}$  when the P-ports are configured as input to minimize current consumption. Figure 24 shows a high-value resistor in parallel with the LED. Figure 25 shows  $V_{CC}$  less than the LED supply voltage by at least  $V_T$ . Both of these methods maintain the I/O  $V_I$  at or above  $V_{CC}$  and prevents additional supply current consumption when the P-port is configured as an input and the LED is off.




Figure 24. High-Value Resistor in Parallel With LED




Figure 25. Device Supplied by a Lower Voltage



#### TCA9534A SCPS198A – SEPTEMBER 2014 – REVISED SEPTEMBER 2014

#### www.ti.com

#### **Typical Application (continued)**

#### 10.2.2 Detailed Design Procedure

The pull-up resistors, R<sub>P</sub>, for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the  $I^2C$  bus. The minimum pull-up resistance is a function of V<sub>CC</sub>, V<sub>OL.(max)</sub>, and I<sub>OL</sub>:


$$\mathsf{R}_{\mathsf{p}(\mathsf{min})} = \frac{\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{OL}(\mathsf{max})}}{\mathsf{I}_{\mathsf{OL}}} \tag{1}$$

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{t_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9534A, C<sub>i</sub> for SCL or C<sub>io</sub> for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

#### 10.2.3 Application Curves



#### TEXAS INSTRUMENTS

www.ti.com

## 11 Power Supply Recommendations

## 11.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9534A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in and Figure 28.




Figure 28. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>


Table 8 specifies the performance of the power-on reset feature for TCA9534A for both types of power-on reset.

	PARAMETER	MIN	TYP	MAX	UNIT	
V <sub>CC_FT</sub>	Fall rate	See Figure 28	1			ms
V <sub>CC_RT</sub>	Rise rate	See Figure 28	0.1			ms
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN}$ – 50 mV or when $V_{CC}$ drops to GND)	See Figure 28	2			μs
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 29			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCx}$	See Figure 29			10	μs

 Table 8. Recommended Supply Sequencing And Ramp Rates<sup>(1)</sup>

(1) All supply sequencing and ramp rate values are measured at  $T_A = 25^{\circ}C$ 

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 29 and Table 8 provide more information on how to measure these specifications.





 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. Figure 30 and Table 8 provide more details on this specification.






Figure 30. V<sub>POR</sub>



## 12 Layout


#### 12.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9534A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCA9534A as possible. These best practices are shown in Figure 31.

For the layout example provided in Figure 31, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CC}$ ) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CC}$  or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in Figure 31.

#### 12.2 Layout Example



#### Figure 31. TCA9534A Layout



## **13** Device and Documentation Support

### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



23-Sep-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA9534APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW534A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM


23-Sep-2014


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9534APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

19-Sep-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9534APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated